JESD36

Standard for Description of Low-Voltage TTL-Compatible, 5 V-Tolerant CMOS Logic Devices

This standard was developed by committee JC-40 and was published on June 1996