JESD64

Standard for Description of 2.5 V CMOS Logic Devices with 3.6 V CMOS Tolerant Inputs and Outputs

This standard was developed by committee JC-40 and was published on February 1998